WIP. Doesn't work.
[riscv-isa-sim.git] / riscv / insns / xor.h
1 WRITE_RD(RS1 ^ RS2);