projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
history
|
raw
|
HEAD
Don't use I$ in debug mode
[riscv-isa-sim.git]
/
rvc
/
README
1
This directory contains work in progress on RISC-V Compressed (RVC), a 16-bit
2
instruction encoding for reduced code size. It is not currently usable.