projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
history
|
raw
|
HEAD
Add support for virtual priv register. (#59)
[riscv-isa-sim.git]
/
rvc
/
insns
/
c_lwsp.h
1
require_rvc
;
2
CRD
=
mmu
.
load_int32
(
XPR
[
30
]+
CIMM6
*
4
);
projects / riscv-isa-sim.git / blob