2 * Copyright © 2012 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
27 /* The size of one batch and the maximum size of one call.
29 * This should be as low as possible, so that:
30 * - multiple synchronizations within a frame don't slow us down much
31 * - a smaller number of calls per frame can still get decent parallelism
32 * - the memory footprint of the queue is low, and with that comes a lower
33 * chance of experiencing CPU cache thrashing
34 * but it should be high enough so that u_queue overhead remains negligible.
36 #define MARSHAL_MAX_CMD_SIZE (8 * 1024)
38 /* The number of batch slots in memory.
40 * One batch is being executed, one batch is being filled, the rest are
41 * waiting batches. There must be at least 1 slot for a waiting batch,
42 * so the minimum number of batches is 3.
44 #define MARSHAL_MAX_BATCHES 8
48 #include "util/u_queue.h"
50 enum marshal_dispatch_cmd_id
;
53 /** A single batch of commands queued up for execution. */
56 /** Batch fence for waiting for the execution to finish. */
57 struct util_queue_fence fence
;
59 /** The worker thread will access the context with this. */
60 struct gl_context
*ctx
;
62 /** Amount of data used by batch commands, in bytes. */
65 /** Data contained in the command buffer. */
66 uint8_t buffer
[MARSHAL_MAX_CMD_SIZE
];
71 /** Multithreaded queue. */
72 struct util_queue queue
;
74 /** This is sent to the driver for framebuffer overlay / HUD. */
75 struct util_queue_monitoring stats
;
77 /** The ring of batches in memory. */
78 struct glthread_batch batches
[MARSHAL_MAX_BATCHES
];
80 /** Index of the last submitted batch. */
83 /** Index of the batch being filled and about to be submitted. */
87 * Tracks on the main thread side whether the current vertex array binding
90 bool vertex_array_is_vbo
;
93 * Tracks on the main thread side whether the current element array (index
94 * buffer) binding is in a VBO.
96 bool element_array_is_vbo
;
99 void _mesa_glthread_init(struct gl_context
*ctx
);
100 void _mesa_glthread_destroy(struct gl_context
*ctx
);
102 void _mesa_glthread_restore_dispatch(struct gl_context
*ctx
);
103 void _mesa_glthread_flush_batch(struct gl_context
*ctx
);
104 void _mesa_glthread_finish(struct gl_context
*ctx
);
106 #endif /* _GLTHREAD_H*/