projects
/
riscv-isa-sim.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
| inline |
side by side
Use WRITE_RD/WRITE_FRD macros to write registers
[riscv-isa-sim.git]
/
riscv
/
insns
/
fcvt_d_wu.h
diff --git
a/riscv/insns/fcvt_d_wu.h
b/riscv/insns/fcvt_d_wu.h
index 61a8a788a34d41e6aa79e943b35cb09f5dc89993..4c562481e200f869f06e6c5aeaf4848331f7ed0b 100644
(file)
--- a/
riscv/insns/fcvt_d_wu.h
+++ b/
riscv/insns/fcvt_d_wu.h
@@
-1,4
+1,4
@@
require_fp;
softfloat_roundingMode = RM;
-
FRD = ui32_to_f64((uint32_t)RS1
);
+
WRITE_FRD(ui32_to_f64((uint32_t)RS1)
);
set_fp_exceptions;