projects
/
riscv-isa-sim.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
| inline |
side by side
[xcc,opcodes,pk,sim] krste's re-renaming spree
[riscv-isa-sim.git]
/
riscv
/
insns
/
lwu.h
diff --git a/riscv/insns/lwu.h
b/riscv/insns/lwu.h
new file mode 100644
(file)
index 0000000..
5e62b0f
--- /dev/null
+++ b/
riscv/insns/lwu.h
@@ -0,0
+1
@@
+RD = mmu.load_uint32(RS1+SIMM);