projects / ls2.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 72df4d8) | patch
set reset from ResetSignal not straight to 1 for HyperRAM
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 27 Mar 2022 15:32:15 +0000 (16:32 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 27 Mar 2022 15:32:15 +0000 (16:32 +0100)
commit06ae00e5b34e50412688d5bb430da345630f99f4
treee24b94a74aa499c372e4042e094265d982c89e90tree
parent72df4d856773f0485b5bee3ec0b2bf1ef6616dd3commit | diff
set reset from ResetSignal not straight to 1 for HyperRAM
put correct IOPad names into HyperRAMResource for arty a7
src/ls2.py diff | blob | history