projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 007b865) | patch
move inversion of cmp into output stage by inverting the is +ve and is -ve test
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 14 May 2020 16:34:39 +0000 (17:34 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 14 May 2020 16:34:39 +0000 (17:34 +0100)
commit0a4b23a11351c0fa3057f853aaf2bfcd857b010b
tree32268ecf2780067c750a08f957f7aa9b113d1c53tree
parent007b865eb97e970a9b7f7fc6bf06adf5b70ec707commit | diff
move inversion of cmp into output stage by inverting the is +ve and is -ve test
this saves on 2x 64-bit MUXes if the actual operands A and B were swapped
instead
src/soc/alu/formal/proof_input_stage.py diff | blob | history
src/soc/alu/input_stage.py diff | blob | history
src/soc/alu/main_stage.py diff | blob | history
src/soc/alu/output_stage.py diff | blob | history
src/soc/alu/test/test_pipe_caller.py diff | blob | history