projects / ieee754fpu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 25a26dd) | patch
Use RipleLSB in PartitionedXOR, and invert outputs ls180-24jan2020
authorCesar Strauss <cestrauss@gmail.com>
Sat, 16 Jan 2021 20:37:35 +0000 (17:37 -0300)
committerCesar Strauss <cestrauss@gmail.com>
Sat, 16 Jan 2021 20:42:30 +0000 (17:42 -0300)
commit11e3f3eba7a589c61636ca0e4036be4ef294853a
tree268240c761556829dac7e37973c8f7f4cde3565btree
parent25a26dd9a82267e94f6af3a84964f7e4f5eaa03fcommit | diff
Use RipleLSB in PartitionedXOR, and invert outputs

The combiner was built to give inverted outputs, since it was designed
for ORing "not equals" signals, instead of ANDing equals signals.

Use 4-bit partitions when checking, 8-bit takes a long time for some
reason.
src/ieee754/part/formal/proof_partition.py diff | blob | history
src/ieee754/part_bits/xor.py diff | blob | history