expand instruction bus width to 64 bit, start on a mini-cache
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 28 Jun 2020 17:23:08 +0000 (18:23 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 28 Jun 2020 17:23:08 +0000 (18:23 +0100)
commit395c5c33e73359c9e3d9899899a933b1cebbaa49
tree320d95daff702c1e90706709aa25b817d49db743
parent7a52e57bc7013504067bdf55076fdaa8af866bfc
expand instruction bus width to 64 bit, start on a mini-cache
for instructions (one line)
src/soc/simple/issuer.py
src/soc/simple/test/test_issuer.py