projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 175f725) | patch
add XLEN to issuer_verilog.py defaults to 64
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 27 Feb 2022 17:31:51 +0000 (17:31 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 27 Feb 2022 17:31:51 +0000 (17:31 +0000)
commit5bf5f6b2a8788ee21b9e309d858cac1eef5771fd
treef95ac227b7f2112c135516e951c9b21dfad2b134tree
parent175f7253ed0435871fd41911b5431a7c967a6157commit | diff
add XLEN to issuer_verilog.py defaults to 64
src/soc/simple/issuer_verilog.py diff | blob | history