projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c582e31) | patch
Check non-transparent 1W/1R SRAM wrapper
authorCesar Strauss <cestrauss@gmail.com>
Sat, 16 Apr 2022 20:44:30 +0000 (17:44 -0300)
committerCesar Strauss <cestrauss@gmail.com>
Sat, 16 Apr 2022 20:44:30 +0000 (17:44 -0300)
commit695108b7e98dc23073cf952825e18b6dce10e6d8
tree7ee83caae926731dec8f792a9d813e686ef5d060tree
parentc582e3154174755e4016669b7c5b2944a9f4d63fcommit | diff
Check non-transparent 1W/1R SRAM wrapper

Add special case for the non-transparent case, where a simultaneous write
returns the old value of the holding register.
This completes the proof for this 1W/1R SRAM wrapper
src/soc/regfile/sram_wrapper.py diff | blob | history