projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1032bac) | patch
fake up wishbone stall signal in icache.
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 5 Dec 2021 13:38:37 +0000 (13:38 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 5 Dec 2021 13:38:37 +0000 (13:38 +0000)
commit69d89a02bda88cbece9d92a274b441c558c431a8
treeff17fbad96e09ce8809301f2ace46727da3f4d84tree
parent1032bacb081c79b104cc31431c6c081a0773db2ecommit | diff
fake up wishbone stall signal in icache.
same thing is done in dcache
src/soc/experiment/icache.py diff | blob | history