projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 554a9ed) | patch
add option to specify UART16550 width (32/8)
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 15 Feb 2022 15:28:48 +0000 (15:28 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 15 Feb 2022 15:28:48 +0000 (15:28 +0000)
commit71e2acaa5b846f87be8eac6490094776c21850b3
tree6a4d59a9d2f2b454d55bd86e485d2bc3154b40b4tree
parent554a9ed0ebc833dae1694c6404b6c0d7866b0c91commit | diff
add option to specify UART16550 width (32/8)
src/soc/bus/uart_16550.py diff | blob | history