projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0c51694) | patch
add 2nd write-reg for LD/ST Update mode
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 2 Jun 2020 17:02:11 +0000 (18:02 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 2 Jun 2020 17:02:11 +0000 (18:02 +0100)
commit72d4fcd405ceebc4322a3c890c4d312d942602a8
tree38741dab16bc97056b4216333d6b0c1e383a49a2tree
parent0c51694224272763f482e9e4a1d5a071d973e2cfcommit | diff
add 2nd write-reg for LD/ST Update mode
src/soc/decoder/power_decoder2.py diff | blob | history