projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f46cc7b) | patch
cycle through INT regs, read and debug in litex sim
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 4 Aug 2020 14:15:52 +0000 (15:15 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 4 Aug 2020 14:15:52 +0000 (15:15 +0100)
commit780f2980e8ec2687fb96e0dde88e3cf977118bf5
tree851aab5d558b028a81763d621173a730aea905bftree
parentf46cc7bc0f9f51d1745970aa3c2beaf6fbe3993acommit | diff
cycle through INT regs, read and debug in litex sim
src/soc/litex/florent/sim.py diff | blob | history