projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1b17032) | patch
add msr to ISA in test_core.py
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 7 Jun 2020 15:03:12 +0000 (16:03 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 7 Jun 2020 15:03:12 +0000 (16:03 +0100)
commit790c8ad018b2048008d216666a33522682df0afb
tree0fb02dfc1b1df72d3d33927f00f9bf63b294bae5tree
parent1b1703273d54ba3ecd09fd7cd7f17dc7fadfdb1ccommit | diff
add msr to ISA in test_core.py
src/soc/simple/test/test_core.py diff | blob | history