projects / soclayout.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c86b56f) | patch
back to "working" verilog add
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 12 Apr 2021 10:48:42 +0000 (10:48 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 12 Apr 2021 10:48:42 +0000 (10:48 +0000)
commit9610fba9110f85e497019f915f5f7e4caab1380d
tree406e39c7da7f6a92496efbb7ad1829aee5407b21tree
parentc86b56fd633ae407913f02bb719e9a109dba8228commit | diff
back to "working" verilog add
experiments10_verilog/add.py diff | blob | history
experiments10_verilog/coriolis2/settings.py diff | blob | history
experiments10_verilog/doDesign.py diff | blob | history