projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 05bf9da) | patch
redo OP_CMP based on microwatt. L=1 had been ignored
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 30 Aug 2020 19:49:58 +0000 (20:49 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 30 Aug 2020 19:49:58 +0000 (20:49 +0100)
commit9da097211552c19fc99c0947c732ed9df8f2cdb6
tree498be6841b7bc07f8e4b0c073196c8ea77773ad2tree
parent05bf9da9a9f4b9be556e28a8b0468009c639e1aecommit | diff
redo OP_CMP based on microwatt.  L=1 had been ignored
src/soc/fu/alu/main_stage.py diff | blob | history
src/soc/fu/alu/test/test_pipe_caller.py diff | blob | history
src/soc/fu/common_output_stage.py diff | blob | history
src/soc/litex/florent/sim.py diff | blob | history