projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f5dab88) | patch
alter setup_tst_memory to take a test.mem rather than take a Sim object
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 22 Sep 2021 15:56:09 +0000 (16:56 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 22 Sep 2021 15:56:09 +0000 (16:56 +0100)
commita575b24544aecbab9fbaa4e4ba5eb743ab4932c7
tree0c578bd08af9a69d6f32bdedd5a236c137aae9c8tree
parentf5dab88e08b9244356fa83f8dc814c462fb4cf00commit | diff
alter setup_tst_memory to take a test.mem rather than take a Sim object
*containing* a Mem
src/soc/fu/compunits/test/test_compunit.py diff | blob | history
src/soc/simple/test/test_core.py diff | blob | history
src/soc/simple/test/test_microwatt.py diff | blob | history
src/soc/simple/test/test_runner.py diff | blob | history