projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a8397a9) | patch
Remove rst signals, fix len of hex Consts, fix variable assignment values that didn...
authorCole Poirier <colepoirier@gmail.com>
Wed, 12 Aug 2020 18:37:13 +0000 (11:37 -0700)
committerCole Poirier <colepoirier@gmail.com>
Wed, 12 Aug 2020 18:37:13 +0000 (11:37 -0700)
commita640560859ecdf81c98a15056dfe022f091afe5b
treeb3f043b193a5b6521485ceb2c2f9eea8f100174atree
parenta8397a9d83676587e8e45c87372899f8b1c3dcb4commit | diff
Remove rst signals, fix len of hex Consts, fix variable assignment values that didn't match mmu.vhdl, fix all vhdl '&' to Cat()'s', fix formatting
src/soc/experiment/mmu/mmu.py diff | blob | history