projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c94a018) | patch
Activate the VL==0 loop with any SVP64 prefix whatsoever
authorCesar Strauss <cestrauss@gmail.com>
Sun, 14 Mar 2021 13:46:08 +0000 (10:46 -0300)
committerCesar Strauss <cestrauss@gmail.com>
Sun, 14 Mar 2021 13:47:09 +0000 (10:47 -0300)
commitb149275ffb081cbffb4abfa3bce5e8bb82faffa3
tree68f268e3eef37662b2a585f3364e402599e7316atree
parentc94a0187816c484030cf7d0b9a47b8951dcb8d41commit | diff
Activate the VL==0 loop with any SVP64 prefix whatsoever

Besides agreeing with documentation, this will ease doing the VL==0
loop entirely on the Fetch FSM, since no opcode decoding is needed.
src/soc/simple/issuer.py diff | blob | history