projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4b823aa) | patch
move DTLB Tags/Valids/PTEs into DTLBUpdate module
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 6 Dec 2021 17:33:31 +0000 (17:33 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 6 Dec 2021 17:33:31 +0000 (17:33 +0000)
commitb21802985a64dd735ad73006960f7aeb0d721a97
tree31c311295bf8aff29c221dc7abb30dcade37ebbetree
parent4b823aaa2741178408d34574a78e8b21981a7239commit | diff
move DTLB Tags/Valids/PTEs into DTLBUpdate module
drastically simplifies DCache graphviz and also makes it clear that
TLBs have to be a Memory SRAM
src/soc/experiment/dcache.py diff | blob | history