projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c47427c) | patch
add tested working fpga compile/build/load file for ulxs3s LFE5U-85F as ulx3s85f...
authorCole Poirier <colepoirier@gmail.com>
Mon, 12 Oct 2020 19:36:20 +0000 (12:36 -0700)
committerCole Poirier <colepoirier@gmail.com>
Mon, 12 Oct 2020 19:36:20 +0000 (12:36 -0700)
commitb817f9681aaeb49168fe73b87625950efc949b22
treeb7ae7f7558af52290080b213d1561c535b77ca01tree
parentc47427ce770a8b59c3e47a7e37fdbc30c959ab53commit | diff
add tested working fpga compile/build/load file for ulxs3s LFE5U-85F as ulx3s85f.py based on versa_ecp5.py
src/soc/litex/florent/ulx3s85f.py [new file with mode: 0755] blob