projects / ls2.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7ec1a25) | patch
whitespace cleanup and make SPI core (temporarily) optional
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 18 Mar 2022 09:26:46 +0000 (09:26 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 18 Mar 2022 09:26:46 +0000 (09:26 +0000)
commitc1f4327be04901c0291e96c063e2df8f9cf311de
tree75183abc446bf2c2c227797f8c36e821a4e16194tree
parent7ec1a25cb3f0a9266154bea6495f234c221c6571commit | diff
whitespace cleanup and make SPI core (temporarily) optional
based on arctic tern fpga board. TODO: add arctic tern fpga board to
nmigen_boards
src/ls2.py diff | blob | history