projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7b5ab2d) | patch
add mmu.bin test2 to much simpler test_loadstore1.py
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 25 Dec 2021 15:49:25 +0000 (15:49 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 25 Dec 2021 15:49:25 +0000 (15:49 +0000)
commitc680acac84cda72c69294a777ac91719b5876678
treec7ef50c7c0db801963c0ed3ef93603430ac10547tree
parent7b5ab2d9fd38819b5b7731d8275fff3c6192d253commit | diff
add mmu.bin test2 to much simpler test_loadstore1.py
this eliminates TestIssuer (and the MMU FSM-based FU) from enquiries
into a VM lookup bug where virtual address is being treated as the real
src/soc/experiment/test/pagetables.py diff | blob | history
src/soc/experiment/test/test_loadstore1.py diff | blob | history
src/soc/simple/test/test_issuer_mmu_microwatt.py diff | blob | history