projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 52dd854) | patch
remove MSR and add CIA to MMU Input Record
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 8 Dec 2021 16:42:32 +0000 (16:42 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 8 Dec 2021 16:42:32 +0000 (16:42 +0000)
commitd1df8e61d9b2da83557bdc5f92838a9b625e30db
tree319d16cd855f8a0538defff71acb1fbc09f56666tree
parent52dd8548b7fdc76631f30fa5bf7082c4934429f9commit | diff
remove MSR and add CIA to MMU Input Record
src/soc/fu/mmu/mmu_input_record.py diff | blob | history