projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 68691fb) | patch
Start the test case from a point where the predicate bits are zeros
authorCesar Strauss <cestrauss@gmail.com>
Tue, 6 Apr 2021 11:18:26 +0000 (08:18 -0300)
committerCesar Strauss <cestrauss@gmail.com>
Tue, 6 Apr 2021 11:19:37 +0000 (08:19 -0300)
commitf6e17c7d8644ef11f3b4f3654abbd032acc5c656
tree8ac4f89ab17eb94967ebe1b797ab6529ab97a978tree
parent68691fba514ddb952f1a6dd5ddabd9705aebb0c0commit | diff
Start the test case from a point where the predicate bits are zeros

Since SVSTATE is user-programmable, src/dst step can really point anywhere,
at instruction start. Although interrupts will always restore src/dest step
pointing to a set mask bit, this is not guaranteed in general.
src/soc/decoder/isa/test_caller_svp64_predication.py diff | blob | history