projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
|
inline
| side by side (parent:
005434e
)
more sorting out wishbone names in Tercel
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Tue, 29 Mar 2022 13:33:49 +0000
(14:33 +0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Tue, 29 Mar 2022 13:33:49 +0000
(14:33 +0100)
src/soc/bus/tercel.py
patch
|
blob
|
history
diff --git
a/src/soc/bus/tercel.py
b/src/soc/bus/tercel.py
index c7d550ed0c28304d7d2be565171549bc5812237a..a927ef25b7cbccdc0305b1e3d59c9ce1a602c24f 100644
(file)
--- a/
src/soc/bus/tercel.py
+++ b/
src/soc/bus/tercel.py
@@
-120,9
+120,9
@@
class Tercel(Elaboratable):
# SPI region Wishbone bus signals
i_wishbone_adr=spi_bus_adr,
# SPI region Wishbone bus signals
i_wishbone_adr=spi_bus_adr,
- i_wishbone_dat=bus.dat_w,
+ i_wishbone_dat
_w
=bus.dat_w,
i_wishbone_sel=bus.sel,
i_wishbone_sel=bus.sel,
- o_wishbone_dat=bus.dat_r,
+ o_wishbone_dat
_r
=bus.dat_r,
i_wishbone_we=bus.we,
i_wishbone_stb=bus.stb,
i_wishbone_cyc=bus.cyc,
i_wishbone_we=bus.we,
i_wishbone_stb=bus.stb,
i_wishbone_cyc=bus.cyc,
@@
-130,9
+130,9
@@
class Tercel(Elaboratable):
# Configuration region Wishbone bus signals
i_cfg_wishbone_adr=cfg_bus.adr,
# Configuration region Wishbone bus signals
i_cfg_wishbone_adr=cfg_bus.adr,
- i_cfg_wishbone_dat=cfg_bus.dat_w,
+ i_cfg_wishbone_dat
_w
=cfg_bus.dat_w,
i_cfg_wishbone_sel=cfg_bus.sel,
i_cfg_wishbone_sel=cfg_bus.sel,
- o_cfg_wishbone_dat=cfg_bus.dat_r,
+ o_cfg_wishbone_dat
_r
=cfg_bus.dat_r,
i_cfg_wishbone_we=cfg_bus.we,
i_cfg_wishbone_stb=cfg_bus.stb,
i_cfg_wishbone_cyc=cfg_bus.cyc,
i_cfg_wishbone_we=cfg_bus.we,
i_cfg_wishbone_stb=cfg_bus.stb,
i_cfg_wishbone_cyc=cfg_bus.cyc,