projects
/
ieee754fpu.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
07e16a2
)
remove unneeded import
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sat, 16 Feb 2019 07:40:16 +0000
(07:40 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sat, 16 Feb 2019 07:40:16 +0000
(07:40 +0000)
src/add/pipeline_example.py
patch
|
blob
|
history
diff --git
a/src/add/pipeline_example.py
b/src/add/pipeline_example.py
index 2198523f4ae8a830f878701bef2636d688353a11..544b745b0a5d7b710b7d9eea38397acab5f4799a 100644
(file)
--- a/
src/add/pipeline_example.py
+++ b/
src/add/pipeline_example.py
@@
-1,6
+1,5
@@
""" Example 5: Making use of PyRTL and Introspection. """
-from copy import deepcopy
from nmigen import Module, Signal
from nmigen.cli import main, verilog