projects
/
ieee754fpu.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
a0ba6e1
)
remove copy of output from use of module
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Fri, 22 Mar 2019 10:18:49 +0000
(10:18 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Fri, 22 Mar 2019 10:18:49 +0000
(10:18 +0000)
src/add/test_buf_pipe.py
patch
|
blob
|
history
diff --git
a/src/add/test_buf_pipe.py
b/src/add/test_buf_pipe.py
index 665da43f228f1987410f41615e772cd6fa4f717a..3c47df60505b32027509cb2e688071ba906ace9b 100644
(file)
--- a/
src/add/test_buf_pipe.py
+++ b/
src/add/test_buf_pipe.py
@@
-354,14
+354,12
@@
class LTStageDerived(SetLessThan):
return Signal(16)
def setup(self, m, i):
- self.o = Signal(16)
m.submodules.slt = self
m.d.comb += self.src1.eq(i[0])
m.d.comb += self.src2.eq(i[1])
- m.d.comb += self.o.eq(self.output)
def process(self, i):
- return self.o
+ return self.o
utput
class ExampleLTCombPipe(CombPipe):