projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
44a1128
)
whitespace
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Mon, 17 Jan 2022 12:00:36 +0000
(12:00 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Mon, 17 Jan 2022 12:00:36 +0000
(12:00 +0000)
src/soc/simple/issuer.py
patch
|
blob
|
history
diff --git
a/src/soc/simple/issuer.py
b/src/soc/simple/issuer.py
index ac61dae9f215587054ce6a42bc0dd49f3651be1a..acae5563919d410b88711ed94db27a466b8645f5 100644
(file)
--- a/
src/soc/simple/issuer.py
+++ b/
src/soc/simple/issuer.py
@@
-351,10
+351,12
@@
class TestIssuerBase(Elaboratable):
m.submodules.core = core = self.core
else:
m.submodules.core = core = csd(self.core)
+
# this _so_ needs sorting out. ICache is added down inside
# LoadStore1 and is already a submodule of LoadStore1
if not isinstance(self.imem, ICache):
m.submodules.imem = imem = csd(self.imem)
+
m.submodules.dbg = dbg = dbd(self.dbg)
if self.jtag_en:
m.submodules.jtag = jtag = dbd(self.jtag)