projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
141d121
)
ha! set XER CA/CA32 in simulator from output.value, not using eq
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 7 Jun 2020 14:27:38 +0000
(15:27 +0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 7 Jun 2020 14:27:38 +0000
(15:27 +0100)
src/soc/decoder/isa/caller.py
patch
|
blob
|
history
diff --git
a/src/soc/decoder/isa/caller.py
b/src/soc/decoder/isa/caller.py
index 63b2cf0abe477a230f10b9943a412793db4bfcdb..83f07be0ae231b3dba2b58ca0a425f9e5fb995c0 100644
(file)
--- a/
src/soc/decoder/isa/caller.py
+++ b/
src/soc/decoder/isa/caller.py
@@
-374,7
+374,7
@@
class ISACaller:
if name in ['CA', 'CA32']:
if carry_en:
print ("writing %s to XER" % name, output)
- self.spr['XER'][XER_bits[name]]
.eq(output)
+ self.spr['XER'][XER_bits[name]]
= output.value
else:
print ("NOT writing %s to XER" % name, output)
elif name in info.special_regs: