spelling
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 19 Mar 2021 14:14:10 +0000 (14:14 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 19 Mar 2021 14:14:10 +0000 (14:14 +0000)
src/soc/simple/issuer.py

index ba9caca0b2a80856c7dae79afaa747b793a5ec5f..e846822857f88dae289ca6ac54e4d6224c0aae11 100644 (file)
@@ -615,7 +615,7 @@ class TestIssuerInternal(Elaboratable):
         sv_changed = Signal() # note write to SVSTATE
 
         # read state either from incoming override or from regfile
-        # TODO: really should be doing MSR in the same say
+        # TODO: really should be doing MSR in the same way
         pc = state_get(m, self.pc_i, "pc",                  # read PC
                             self.state_r_pc, StateRegs.PC)
         svstate = state_get(m, self.svstate_i, "svstate",   # read SVSTATE