projects / ieee754fpu.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: c13d760)
add code comment
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 30 Jul 2019 10:57:15 +0000 (11:57 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 30 Jul 2019 10:57:15 +0000 (11:57 +0100)
src/ieee754/fpdiv/specialcases.py patch | blob | history

diff --git a/src/ieee754/fpdiv/specialcases.py b/src/ieee754/fpdiv/specialcases.py
index 227eaab4a0ca89fdff007d4042ad67472b3bcaa7..f831886609b07759efeb3d1134daa9d9d371e9b9 100644 (file)
--- a/src/ieee754/fpdiv/specialcases.py
+++ b/src/ieee754/fpdiv/specialcases.py
@@ -73,6 +73,7 @@ class FPDIVSpecialCasesMod(Elaboratable):
         abinf = Signal(reset_less=True)
         comb += abinf.eq(a1.is_inf & b1.is_inf)
 
+        # select one of 3 different sets of specialcases (DIV, SQRT, RSQRT)
         with m.Switch(self.i.ctx.op):
 
             with m.Case(int(DP.UDivRem)): # DIV