projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
42ba93e
)
update stage docstring
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sat, 6 Jun 2020 04:52:17 +0000
(
05:52
+0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sat, 6 Jun 2020 04:52:17 +0000
(
05:52
+0100)
src/soc/fu/alu/input_stage.py
patch
|
blob
|
history
diff --git
a/src/soc/fu/alu/input_stage.py
b/src/soc/fu/alu/input_stage.py
index 75ed7b2d718fb458c77f6c8b41a941fc7d60c0f3..3d1bf37309579ee9208c46cb3eee64ae1b2012fa 100644
(file)
--- a/
src/soc/fu/alu/input_stage.py
+++ b/
src/soc/fu/alu/input_stage.py
@@
-1,7
+1,7
@@
# This stage is intended to adjust the input data before sending it to
-# the ac
ut
al ALU. Things like handling inverting the input, xer_ca
+# the ac
tu
al ALU. Things like handling inverting the input, xer_ca
# generation for subtraction, and handling of immediates should happen
-#
here
+#
in the base class (CommonInputStage.elaborate).
from soc.fu.common_input_stage import CommonInputStage
from soc.fu.alu.pipe_data import ALUInputData