projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
205af15
)
add microwatt external core build target to Makefile
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Mon, 31 Jan 2022 15:47:06 +0000
(15:47 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Mon, 31 Jan 2022 15:47:06 +0000
(15:47 +0000)
Makefile
patch
|
blob
|
history
diff --git
a/Makefile
b/Makefile
index 3d4ea62db5a779f896d1f59665014783681f0523..20bce282fdd9dc00c6ecea00bb78c6061dcb72f8 100644
(file)
--- a/
Makefile
+++ b/
Makefile
@@
-56,6
+56,11
@@
ls180_4k_verilog:
--enable-xics --enable-sram4x4kblock --disable-svp64 \
src/soc/litex/florent/libresoc/libresoc.v
+# build microwatt "external core"
+microwatt_external_core:
+ python3 simple/issuer_verilog.py --microwatt-compat --enable-mmu \
+ external_core_top.v
+
# build the litex libresoc SoC without 4k SRAMs
ls180_verilog_build: ls180_verilog
make -C soc/soc/litex/florent ls180