projects / soclayout.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 2fef86b)
add yosys BLACKBOX SPBlock_512W64B8W - still blif2vst.py complains
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 18 Apr 2021 13:51:46 +0000 (13:51 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 18 Apr 2021 13:51:46 +0000 (13:51 +0000)
experiments9/Makefile patch | blob | history
experiments9/tsmc_c018/Makefile patch | blob | history

diff --git a/experiments9/Makefile b/experiments9/Makefile
index 985579c80a6449264a709c08ac4caf867b00c747..79802fcf481ba90930c12a307b98a6db9ce9420f 100755 (executable)
--- a/experiments9/Makefile
+++ b/experiments9/Makefile
@@ -2,7 +2,8 @@
         LOGICAL_SYNTHESIS = Yosys
        PHYSICAL_SYNTHESIS = Coriolis
                DESIGN_KIT = cmos45
-             YOSYS_FLATTEN = No
+            YOSYS_FLATTEN = No
+         YOSYS_BLACKBOXES = SPBlock_512W64B8W
 #            YOSYS_SET_TOP = Yes
                     CHIP  = chip
                     CORE  = ls180
diff --git a/experiments9/tsmc_c018/Makefile b/experiments9/tsmc_c018/Makefile
index 8e5a7237e634cd953adcb2b66985fef5372d0275..23ff0be512b543a0c3bc8a5bfb653744b4956b1a 100755 (executable)
--- a/experiments9/tsmc_c018/Makefile
+++ b/experiments9/tsmc_c018/Makefile
@@ -3,7 +3,8 @@
        PHYSICAL_SYNTHESIS = Coriolis
                DESIGN_KIT = FlexLib018
 #              DESIGN_KIT = cmos45
-             YOSYS_FLATTEN = No
+            YOSYS_FLATTEN = No
+        YOSYS_BLACKBOXES = SPBlock_512W64B8W
 #            YOSYS_SET_TOP = Yes
                     CHIP  = chip
                     CORE  = ls180