projects
/
ieee754fpu.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
0407d90
)
whitespace
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Mon, 11 Oct 2021 10:26:20 +0000
(11:26 +0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Mon, 11 Oct 2021 10:26:20 +0000
(11:26 +0100)
src/ieee754/part/partsig.py
patch
|
blob
|
history
diff --git
a/src/ieee754/part/partsig.py
b/src/ieee754/part/partsig.py
index bbad089360a070304dc2c5f1d38dfb29e6c56a6c..ca2b90f15b9aad9c8c128a112795bf46e93118bc 100644
(file)
--- a/
src/ieee754/part/partsig.py
+++ b/
src/ieee754/part/partsig.py
@@
-48,6
+48,7
@@
def applyop(op1, op2, op):
result.m.d.comb += result.sig.eq(op(getsig(op1), getsig(op2)))
return result
+
global modnames
modnames = {}
# for sub-modules to be created on-demand. Mux is done slightly