projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
670d239
)
add LDSTException output to MMU
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 12 Dec 2021 20:05:50 +0000
(20:05 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 12 Dec 2021 20:05:50 +0000
(20:05 +0000)
src/soc/fu/mmu/pipe_data.py
patch
|
blob
|
history
diff --git
a/src/soc/fu/mmu/pipe_data.py
b/src/soc/fu/mmu/pipe_data.py
index bc86e29151d060679cca0818cf485641843d184b..9cc1ff087dd16c4cbb8d3ae2e6b28950020017b1 100644
(file)
--- a/
src/soc/fu/mmu/pipe_data.py
+++ b/
src/soc/fu/mmu/pipe_data.py
@@
-13,6
+13,7
@@
Links:
from soc.fu.pipe_data import FUBaseData
from soc.fu.mmu.mmu_input_record import CompMMUOpSubset
from soc.fu.alu.pipe_data import CommonPipeSpec
+from openpower.exceptions import LDSTException
class MMUInputData(FUBaseData):
@@
-32,7
+33,7
@@
class MMUOutputData(FUBaseData):
('SPR', 'spr1', '0:63'), # MMU (slow)
]
def __init__(self, pspec):
- super().__init__(pspec, True)
+ super().__init__(pspec, True
, LDSTException
)
class MMUPipeSpec(CommonPipeSpec):