projects
/
ieee754fpu.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
f2f2a40
)
add more use of Elaboratables
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Tue, 23 Apr 2019 09:36:21 +0000
(10:36 +0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Tue, 23 Apr 2019 09:36:21 +0000
(10:36 +0100)
src/add/test_outmux_pipe.py
patch
|
blob
|
history
diff --git
a/src/add/test_outmux_pipe.py
b/src/add/test_outmux_pipe.py
index cb91abe4dedf5ece4da588a5c5fe882655c8cc8f..9c9e0cc77f168c1bf52ca93cb15ca1b11e15c5e0 100644
(file)
--- a/
src/add/test_outmux_pipe.py
+++ b/
src/add/test_outmux_pipe.py
@@
-1,6
+1,6
@@
from random import randint
from math import log
-from nmigen import Module, Signal, Cat
+from nmigen import Module, Signal, Cat
, Elaboratable
from nmigen.compat.sim import run_simulation
from nmigen.cli import verilog, rtlil
@@
-122,7
+122,7
@@
class TestPriorityMuxPipe(CombMuxOutPipe):
CombMuxOutPipe.__init__(self, stage, n_len=self.num_rows)
-class TestSyncToPriorityPipe:
+class TestSyncToPriorityPipe
(Elaboratable)
:
def __init__(self):
self.num_rows = 4
self.pipe = PassThroughPipe()