projects
/
ieee754fpu.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
4a3b92a
)
call ControlBase elaborate from UnbufferedPipeline
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Fri, 5 Apr 2019 09:28:35 +0000
(10:28 +0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Fri, 5 Apr 2019 09:28:35 +0000
(10:28 +0100)
src/add/singlepipe.py
patch
|
blob
|
history
diff --git
a/src/add/singlepipe.py
b/src/add/singlepipe.py
index 4d285ad01d4aa071ac98d3654362f342a26a8589..415f4b75df63570314867ee719218fd68e6b2de1 100644
(file)
--- a/
src/add/singlepipe.py
+++ b/
src/add/singlepipe.py
@@
-675,14
+675,14
@@
class UnbufferedPipeline(ControlBase):
self.n.o_data = stage.ospec() # output type
def elaborate(self, platform):
- self.m =
Module(
)
+ self.m =
ControlBase.elaborate(self, platform
)
data_valid = Signal() # is data valid or not
r_data = self.stage.ispec() # input type
if hasattr(self.stage, "setup"):
self.stage.setup(self.m, r_data)
- # some temporarie
+ # some temporarie
s
p_i_valid = Signal(reset_less=True)
pv = Signal(reset_less=True)
self.m.d.comb += p_i_valid.eq(self.p.i_valid_logic())