projects / ieee754fpu.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 4045d6c)
start removing unneeded imports
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 29 Mar 2019 12:23:21 +0000 (12:23 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 29 Mar 2019 12:23:21 +0000 (12:23 +0000)
src/add/fpadd/pipeline.py patch | blob | history

diff --git a/src/add/fpadd/pipeline.py b/src/add/fpadd/pipeline.py
index 2e43f07277b5d345e2b487f6ef71e9bc2260f800..647d1a4ca684688f615ee9abe48116003ff3222c 100644 (file)
--- a/src/add/fpadd/pipeline.py
+++ b/src/add/fpadd/pipeline.py
@@ -2,10 +2,8 @@
 # Copyright (C) Jonathan P Dawson 2013
 # 2013-12-12
 
-from nmigen import Module, Signal, Cat, Mux, Array, Const
-from nmigen.lib.coding import PriorityEncoder
+from nmigen import Module, 
 from nmigen.cli import main, verilog
-from math import log
 
 from singlepipe import (ControlBase, UnbufferedPipeline, PassThroughStage)
 from multipipe import CombMuxOutPipe