projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
91b360f
)
add query about cross-domain on the JTAG enable of WB
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Thu, 22 Oct 2020 15:59:02 +0000
(16:59 +0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Thu, 22 Oct 2020 15:59:02 +0000
(16:59 +0100)
https://bugs.libre-soc.org/show_bug.cgi?id=520
src/soc/simple/issuer.py
patch
|
blob
|
history
diff --git
a/src/soc/simple/issuer.py
b/src/soc/simple/issuer.py
index 6243389c76cb932c18d7146900ce5eade4d091f9..27afb68ed4546c2751f87f35db7373f845c7464b 100644
(file)
--- a/
src/soc/simple/issuer.py
+++ b/
src/soc/simple/issuer.py
@@
-60,6
+60,9
@@
class TestIssuerInternal(Elaboratable):
self.jtag = JTAG(get_pinspecs(subset=subset))
# add signals to pspec to enable/disable icache and dcache
# (or data and intstruction wishbone if icache/dcache not included)
+ # https://bugs.libre-soc.org/show_bug.cgi?id=520
+ # TODO: do we actually care if these are not domain-synchronised?
+ # honestly probably not.
pspec.wb_icache_en = self.jtag.wb_icache_en
pspec.wb_dcache_en = self.jtag.wb_dcache_en