projects
/
ieee754fpu.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
470b97b
)
make data regular for test in bug #59
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 7 Apr 2019 01:09:25 +0000
(
02:09
+0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 7 Apr 2019 01:09:25 +0000
(
02:09
+0100)
src/add/test_buf_pipe.py
patch
|
blob
|
history
diff --git
a/src/add/test_buf_pipe.py
b/src/add/test_buf_pipe.py
index 85e1cd4843e727242c207e449e38eec5e9abd5b0..ae035054a8a3c3478558a004aca1b1665ce09d0e 100644
(file)
--- a/
src/add/test_buf_pipe.py
+++ b/
src/add/test_buf_pipe.py
@@
-28,7
+28,7
@@
from singlepipe import UnbufferedPipeline2
from random import randint, seed
-
#seed(0
)
+
seed(4
)
def check_o_n_valid(dut, val):
@@
-136,6
+136,7
@@
class Test3:
send = True
else:
send = randint(0, send_range) != 0
+ send = True
o_p_ready = yield self.dut.p.o_ready
if not o_p_ready:
yield
@@
-637,8
+638,8
@@
class ExampleBufDelayedPipe(BufferedPipeline):
def data_chain1():
data = []
for i in range(num_tests):
-
#data.append(1<<((i*2
)%15))
- data.append(randint(0, 1<<16-2))
+
data.append(1<<((i*3
)%15))
+
#
data.append(randint(0, 1<<16-2))
print (hex(data[-1]))
return data