projects / soc.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 481a0f6)
expand LenExpand to 4 bits in order to cover 1/2/4/8 (0b1000)
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 10 Jun 2020 16:04:33 +0000 (17:04 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 10 Jun 2020 16:04:33 +0000 (17:04 +0100)
src/soc/experiment/l0_cache.py patch | blob | history

diff --git a/src/soc/experiment/l0_cache.py b/src/soc/experiment/l0_cache.py
index f743e6b92ee93e6e0832b5b95719a042c6a7746d..5e4000c58b0c98cf5f88ef8a9d7733645ac4faf1 100644 (file)
--- a/src/soc/experiment/l0_cache.py
+++ b/src/soc/experiment/l0_cache.py
@@ -358,7 +358,7 @@ class L0CacheBuffer(Elaboratable):
 
         m.submodules.ldpick = ldpick = PriorityEncoder(self.n_units)
         m.submodules.stpick = stpick = PriorityEncoder(self.n_units)
-        m.submodules.lenexp = lenexp = LenExpand(3, 8)
+        m.submodules.lenexp = lenexp = LenExpand(4, 8)
 
         lds = Signal(self.n_units, reset_less=True)
         sts = Signal(self.n_units, reset_less=True)