projects / ieee754fpu.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: ee5d75a)
multiply mask width for concurrent pipeline
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 5 Aug 2019 07:37:13 +0000 (08:37 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 5 Aug 2019 07:37:13 +0000 (08:37 +0100)
src/ieee754/fpdiv/pipeline.py patch | blob | history

diff --git a/src/ieee754/fpdiv/pipeline.py b/src/ieee754/fpdiv/pipeline.py
index 9bfcb49eb1d4e56957475c2dc654b376b834d3d3..8b9e108639bdcfcde975ec2fb49777f7129c2c38 100644 (file)
--- a/src/ieee754/fpdiv/pipeline.py
+++ b/src/ieee754/fpdiv/pipeline.py
@@ -177,7 +177,7 @@ class FPDIVMuxInOut(ReservationStations):
         cfg = DivPipeCoreConfig(fmt.width, fraction_width, log2_radix)
 
         self.pspec.pipekls = MaskCancellableRedir
-        self.pspec.maskwid = maskwid
+        self.pspec.maskwid = maskwid * num_rows # RS gets just maskwid
         self.pspec.fpformat = fmt
         self.pspec.n_comb_stages = n_comb_stages
         self.pspec.core_config = cfg