projects / ieee754fpu.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 0065b24)
add extra regression for fpmul
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 5 Jul 2019 22:53:09 +0000 (23:53 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 5 Jul 2019 22:53:09 +0000 (23:53 +0100)
src/ieee754/fpmul/test/test_fpmul_pipe.py patch | blob | history

diff --git a/src/ieee754/fpmul/test/test_fpmul_pipe.py b/src/ieee754/fpmul/test/test_fpmul_pipe.py
index 3b3585b187bb075cf393c1266a36219c5eb80627..50fa37a5cbf0aed5fb191aaf74f7ba029d29514a 100644 (file)
--- a/src/ieee754/fpmul/test/test_fpmul_pipe.py
+++ b/src/ieee754/fpmul/test/test_fpmul_pipe.py
@@ -22,6 +22,7 @@ def test_pipe_fp64():
 if __name__ == '__main__':
     # XXX BUG: 0xe7bb 0x81ce 0x2afa
     # XXX BUG: 0xe225 0x8181 0x249f -> 0x249e
+    # send 1 1 0x201 0x4901 0xd04 recv 1 0xd03 expected 0xd04
     test_pipe_fp16()
     test_pipe_fp32()