projects
/
openpower-isa.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
a17a252
)
Add expected state to case_1_regression for extsw for alu_cases unit test
author
R Veera Kumar
<vklr@vkten.in>
Tue, 9 Nov 2021 13:53:46 +0000
(19:23 +0530)
committer
R Veera Kumar
<vklr@vkten.in>
Tue, 9 Nov 2021 13:53:46 +0000
(19:23 +0530)
src/openpower/test/alu/alu_cases.py
patch
|
blob
|
history
diff --git
a/src/openpower/test/alu/alu_cases.py
b/src/openpower/test/alu/alu_cases.py
index 13efdd53f9ae699c36eacefa064fa44797c46104..f166308e25d91e49d89a524355002acfaeb63455 100644
(file)
--- a/
src/openpower/test/alu/alu_cases.py
+++ b/
src/openpower/test/alu/alu_cases.py
@@
-15,7
+15,10
@@
class ALUTestCase(TestAccumulatorBase):
lst = [f"extsw 3, 1"]
initial_regs = [0] * 32
initial_regs[1] = 0xb6a1fc6c8576af91
- self.add_case(Program(lst, bigendian), initial_regs)
+ e = ExpectedState(pc=4)
+ e.intregs[1] = 0xb6a1fc6c8576af91
+ e.intregs[3] = 0xffffffff8576af91
+ self.add_case(Program(lst, bigendian), initial_regs, expected=e)
lst = [f"subf 3, 1, 2"]
initial_regs = [0] * 32
initial_regs[1] = 0x3d7f3f7ca24bac7b