projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
f4d33f9
)
correct path for make target microwatt_external_core
author
Tobias Platen
<tplaten@posteo.de>
Tue, 1 Feb 2022 18:13:33 +0000
(18:13 +0000)
committer
Tobias Platen
<tplaten@posteo.de>
Tue, 1 Feb 2022 18:13:33 +0000
(18:13 +0000)
Makefile
patch
|
blob
|
history
diff --git
a/Makefile
b/Makefile
index 20bce282fdd9dc00c6ecea00bb78c6061dcb72f8..bdfa1f8278b9795bfdf0a3f62f04ac71a8686cf6 100644
(file)
--- a/
Makefile
+++ b/
Makefile
@@
-58,7
+58,7
@@
ls180_4k_verilog:
# build microwatt "external core"
microwatt_external_core:
- python3 simple/issuer_verilog.py --microwatt-compat --enable-mmu \
+ python3 s
rc/soc/s
imple/issuer_verilog.py --microwatt-compat --enable-mmu \
external_core_top.v
# build the litex libresoc SoC without 4k SRAMs